Cadence Design Systems announced a new DRAM verification solution, allowing customers to test and optimize system-on-chip (SoC) designs for data center, consumer, mobile and automotive applications. Using the full DRAM verification solution, which delivers up to 10X increased verification throughput, customers can perform IP-to-SoC-level verification of advanced designs with multiple DDR interfaces.

Read full article on Help Net Security